



深圳市希恩凯电子有限公司

SHENZHEN CNK ELECTRONIC CO.,LTD.

# Specification

## TFT-LCD module

<b>Module(型号) :</b>	CNKT0280-11004A
<b>Customer (客户) :</b>	
<b>Customer P/N (客户型号) :</b>	

If there is no special request from customer, SHENZHEN CNK ELECTRONIC CO., LTD will not reserve the tooling of the product under the following conditions:  
 1. There is no response from customer in one years after SHENZHEN CNK ELECTRONIC CO., LTD submit The samples;  
 2. There is no order in one years after the latest mass production. And correlated data (include quality record) will be reserved one year more after tooling was discarded.

<b>Approved by ( 批准 ) :</b>	
<b>Qualified ( 合格 ) :</b>	<b>Unqualified ( 不合格 ) :</b>

<b>PREPARED</b>	<b>CHECKED</b>	<b>APPROVED</b>

-----  
 SHENZHEN CNK ELECTRONIC CO.,LTD  
 -----





### ***TABLE OF CONTENT***

- GENERAL SPECIFICATIONS
- ABSOLUTE MAXIMUM RATINGS
- ELECTRICAL CHARACTERISTICS
- BACKLIGHT CHARACTERISTICS
- DIMENSIONAL DRAWING
- INTERFACE PIN CONNECTIONS
- ELECTRO-OPTICAL CHARACTERISTICS
- INSPECTION CRITERIA
- RELIABILITY
- PRECAUTIONS FOR USING LCD MODULE
- USING LCD MODULES



### 1.0 General Specifications

CNKT0280-11004A is a color active matrix LCD module incorporating amorphous silicon TFT (Thin Film Transistor). It is composed of a color TFT-LCD panel, driver IC, FPC and a back light unit. The module display area contains 240x 320 pixels and can display up to 262K colors. This product accords with RoHS environmental criterion.

Item	Contents	Unit
LCD Type	TFT TRANSMISSIVE	/
Viewing direction	12:00	O' Clock
Module outline (W x HxD)	50X69.2X2.25	mm
Active area (WxH)	43.2X57.6	mm
Number of Dots	240(RGB) x320	/
Driver IC	ILI9341	/
Colors	262K	/
Backlight Type	LED	/
Interface Type	System parallel interface	/
Input voltage	2.8	V



### 2.0 ABSOLUTE MAXIMUM RATINGS

<i>Parameter</i>	<i>Symbol</i>	<i>Min</i>	<i>Max</i>	<i>Unit</i>
Input voltage	Vin	-0.3	VCC+ 0.3	V
Operating temperatur	Top	-20	70	
Storage temperature	Tst	-30	80	

### 3.0 ELECTRICAL CHARACTERISTICS

<i>Parameter</i>	<i>Symbol</i>	<i>Min</i>	<i>Typ</i>	<i>Max</i>	<i>Unit</i>
Supply voltage for logic	Vcc -Vss	2.6	2.8	3.3	V
Input Current	Idd	-	-	4.0	mA
Input voltage 'H' level	Vih	0.8 Vdd	--	Vdd	V
Input voltage 'L' level	Vil	Vss	0	0.2 Vcc	V
Output voltage 'H' level	Voh	0.8 Vdd	--	Vdd	V
Output voltage 'L' level	Vol	Vss	0	0.2 Vcc	V






### 6.0 INTERFACE PIN CONNECTIONS

No	Name	Description
1-4	DB0—DB3	Bidirectional Data Bus lines
5	GND	Ground
6	IOVCC	Power supply for I/O logic (1.8V or 2.8V)
7	/CS	Chip select signal
8	RS	Select data or command, L:Command,H:Data
9	WR	Write enable signal
10	RD	Read enable signal
11	LCD_ID	NC
12	XR	NO connection
13	YU	NO connection
14	XL	NO connection
15	YD	NO connection
16	LED-A	Backlight , Anode
17	LED-K1	Backlight , Cathode1
18	LED-K2	Backlight , Cathode2
19	LED-K3	Backlight , Cathode3
20	LED-K4	Backlight , Cathode4
21	NC/FMARK	NC
22	DB4	Bidirectional Data Bus lines
23-30	DB8—DB15	Bidirectional Data Bus lines
31	/RESET	Reset signal pin,
32	VCI	Power supply for analog ( 2.8V)
33	VCC	Power supply for analog ( 2.8V)
34	GND	Ground
35-37	DB5—DB7	Bidirectional Data Bus lines




## 6.1 TIMING CHARACTERISTICS




Signal	Symbol	Parameter	min	max	Unit	Description
DCX	t <sub>last</sub>	Address setup time	0	-	ns	
	t <sub>ahd</sub>	Address hold time (Writes/Read)	0	-	ns	
CSX	t <sub>chw</sub>	CSX "H" pulse width	0	-	ns	
	t <sub>cs</sub>	Chip Select setup time (Write)	15	-	ns	
	t <sub>rcs</sub>	Chip Select setup time (Read ID)	45	-	ns	
	t <sub>rcsfm</sub>	Chip Select setup time (Read FM)	355	-	ns	
WRX	t <sub>csf</sub>	Chip Select Wait time (Write/Read)	10	-	ns	
	t <sub>wc</sub>	Write cycle	66	-	ns	
	t <sub>wrl</sub>	Write Control pulse L duration	15	-	ns	
RDX (FM)	t <sub>wrh</sub>	Write Control pulse H duration	15	-	ns	
	t <sub>trfm</sub>	Read Cycle (FM)	450	-	ns	
	t <sub>trdhfm</sub>	Read Control H duration (FM)	90	-	ns	
RDX (ID)	t <sub>trdlfm</sub>	Read Control L duration (FM)	355	-	ns	
	t <sub>trc</sub>	Read cycle (ID)	160	-	ns	
	t <sub>trdh</sub>	Read Control pulse H duration	90	-	ns	
D[17:0], D[15:0], D[8:0], D[7:0]	t <sub>trdl</sub>	Read Control pulse L duration	45	-	ns	
	t <sub>dst</sub>	Write data setup time	10	-	ns	For maximum CL=30pF For minimum CL=8pF
	t <sub>dht</sub>	Write data hold time	10	-	ns	
	t <sub>rat</sub>	Read access time	-	40	ns	
t <sub>ratfm</sub>	Read access time	-	340	ns		
	t <sub>rodh</sub>	Read output disable time	20	80	ns	

Note: T<sub>a</sub> = -30 to 70 °C, V<sub>DDI</sub>=1.65V to 3.3V, V<sub>CI</sub>=2.5V to 3.3V, V<sub>SS</sub>=0V






CSX timings :



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Write to read or read to write timings:



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

### 6.3 BLOCK DIAGRAM OF LCM

